

**REMARKS**

Claims 1, 3, 5, 7, and 9 are presently pending and stand rejected.

Claims 1 and 3 were rejected under 35 U.S.C. 101. Assignee has amended claims 1 and 3 and respectfully submits that the rejection is now overcome.

Claims 1 and 5 were rejected under 35 U.S.C. § 103(a) as being anticipated by Yoshioka in view of Uchida. Claim 1 recites, among other limitations "writing a matrix of decoded luminance pixels to a first portion of the memory; writing a first matrix of decoded chrominance pixels to a second portion of the memory; writing a second matrix of decoded chrominance pixels to a third portion of the memory; and the first portion, second portion, and third portion being contiguous".

Examiner has indicated that Yoshioka is silent in regards to explicit of, 'writing a matrix of luminance pixels to a first portion of the memory; writing a first matrix of chrominance pixels to a second portion of the memory, writing a second matrix of chrominance pixels to a third portion of the memory, and the first portion second portion, and third portion being contiguous." Office Action at 3.

However, Examiner has indicated that Uchida "show the known arrangement of writing matrices in the memory, as specified in the claim and also indicates storing of the compressed video data in the memory 3 ... . Yoshika '583 fails to show the arrangement of writing/storing decoded video data composed of matrix of luminance pixels and matrix of chrominance pixels in the memory, as specified in the claim. Therefore, it is reasonable to use the memory

arrangement as suggested by the secondary reference [Uchida] to modify the memory unit as disclosed by the primary reference in order to minimize overflowing of the memory area, as suggested by Uchida (i.e., col. 7, lines 61 - col. 8, lines 3).

It appears that Examiner's position is that it would be obvious to modify Yamada's storage arrangement of decoded luminance and chroma pixels with Uchida's storage arrangement of compressed luminance, chroma pixels.

Assignee respectfully traverses the rejection. Uchida col. 7, lines 61 - col. 8, lines 3 teaches:

In the above-mentioned storing operation, when a memory area of the five memory areas assigned to the data 112-117 in the memory 99 is filled with the coded data and other memory area of give memory areas is not filled with the coded data, the coded data overflowing the memory area is stored in the other memory area having a space to be stored in the same SYNC block data. In a similar manner, the coded data overflowing a memory area is stored in other memory having a space to be stored in four memory areas assigned to four SYNC block data.

It is noted that Uchida discusses the coded data as opposed to decoded data. It is further noted that a coded or compressed macroblocks have varying amount of bytes, while decoded macroblocks have the same number of bytes. Accordingly, the condition "a memory area of the five memory areas assigned to the data 112-117 in the memory 99 is filled with the coded data and other memory area of give memory areas is not filled with the coded data" and there is "coded data overflowing the memory area" would not occur in the case of decoded macroblocks. Thus one skilled in the art would not modify Yamada with Uchida as suggested by

Examiner. Accordingly, Assignee respectfully requests that Examiner withdraw the rejection to claims 1, 3, 5, 7, and 9.

Claim 10 is added recites, among other limitations, "wherein the frame comprises a plurality of sequential macroblocks, and wherein periodic ones of the sequential macroblocks are stored at memory addresses that are offset by a power of 2." Even if, *arguendo*, the combination of Yamada and Uchida is held to teach "writing a matrix of decoded luminance pixels to a first portion of the memory; writing a first matrix of decoded chrominance pixels to a second portion of the memory; writing a second matrix of decoded chrominance pixels to a third portion of the memory; and the first portion, second portion, and third portion being contiguous", the combination does not teach "wherein the frame comprises a plurality of sequential macroblocks, and wherein periodic ones of the sequential macroblocks are stored at memory addresses that are offset by a power of 2." It is noted that the macroblock comprises a total of six 8x8 blocks of pixels, or 384 pixels.

Claim 11 is added and recites "wherein each one of the first five matrices of luminance pixels, the first five matrices of decoded chrominance pixels, and the second five matrices of decoded chrominance pixels are stored at memory addresses that are offset by a power of two from memory addresses storing each one of the another first five matrices of luminance pixels, the another first five matrices of decoded chrominance pixels, and the another second five matrices of decoded chrominance pixels". Even if, *arguendo*, the combination of Yamada and Uchida is held to teach "the five matrices of decoded luminance pixels,

the first five matrices of decoded chrominance pixels and the second five matrices of decoded chrominance pixels being stored contiguously in the memory", Assignee respectfully submits that the foregoing limitation of claim 11 is taught by Yamada and Uchida. It is noted that five macroblocks comprise 1920 pixels. Accordingly, allowance is respectfully requested for claims 10 and 11.

**CONCLUSION**

For at least the foregoing reasons, Assignee respectfully submits that each of the pending claims are allowable and Examiner is respectfully requested to pass this case to issuance. The Commissioner is hereby authorized to charge additional fees or credit overpayments to the deposit account of McAndrews, Held & Malloy, Account No. 13-0017.

Dated: March 2, 2009

Respectfully submitted,



Mirut Dalal  
Reg. No. 44,052  
Attorney for Applicants

McAndrews, Held & Malloy, Ltd.  
500 West Madison Street  
Chicago, Illinois 60661

Telephone: (312) 775-8000  
Facsimile: (312) 775-8100